FLVH
First · Last · Visible · Hidden
Neural Inference Engine B3 · PCT/IB2026/053450
Neural network inference with no CPU on the data path.
An FPGA inference core triggered by a single GPIO pulse. Reads layer descriptors and weights
directly from DDR via AXI4 Master. Executes multiply-accumulate in fixed-point hardware.
No OS. No driver. No runtime. No jitter by design.
Standard, portable RTL — no proprietary primitives. The determinism is in the architecture, not in any one chip.
0.00%
Accuracy delta vs float64
0.1%
Timing jitter · 10 000 runs
<1s
Model update · no re-synthesis
2 boards
Zynq-7020 ✅ · KV260 ✅ validated
Architectural Invariants
These properties are guaranteed by construction — not by tuning, not statistically.
- I1The CPU never participates in the data path during inference.
- I2Inference is triggered exclusively by a GPIO rising edge. No other start condition exists.
- I3All weights and descriptors reside in DDR — no network constants are embedded in the RTL.
- I4Q16.16 accumulation does not truncate before the full layer sum is complete.
- I5Silicon results are bit-exact with float64 reference on validated architectures. Delta: 0.00%.
- I6Updating the deployed model requires no FPGA re-synthesis — write new DDR binaries, done.
⚡
GPIO Trigger
Single rising edge starts inference. The engine runs to completion autonomously. No polling, no interrupt handler, no scheduler on the hot path.
◎
Layer Descriptor Table
32-byte descriptor per layer in DDR: geometry, addresses, activation flags. The RTL contains zero model constants. Swap the binaries, change the model.
∑
Q16.16 Fixed-Point MAC
64-bit accumulation prevents overflow mid-layer. Truncation only at output. Bit-exact result on every run — same input, same output, always.
⬡
FLVH Forge Compiler
ONNX → DDR-ready binaries in under one second. Supports Conv, Gemm, BatchNorm, ReLU, MaxPool. Static overflow check before deployment.
■
Auditable RTL
Verilog source. Open descriptor format. Every invariant is verifiable from the source. No black-box silicon, no opaque firmware stack.
↗
Platform Portable
Validated bit-exact on Zynq-7020 (Arty Z7-20, <$200) and AMD Kria KV260 (ZU5EV) — silicon parity confirmed 2026-06-29. Targeting AMD Kria App Store (Adapt + Innovate program).
⬢
Sealed & Licensed
Each deployment carries a deterministic cellular-automaton proof seal (origin, eye-verifiable, no network) and runs only under an Ed25519-signed token. Sovereignty of compute + verifiable provenance — both validated on KV260 silicon.
Validated Results — Physical Silicon
Measured on physical silicon — Digilent Arty Z7-20 (XC7Z020CLG400-1) and AMD Kria KV260 (xczu5ev). Bit-exact across both boards. No simulation. No emulation.
Metric
MLP 784→128→10
CNN LeNet-style
Accuracy (float64 ref)
98.05%
99.06%
Accuracy (silicon)
98.05%
99.06%
Delta float64 / silicon
0.00%
0.00%
Engine latency
5 328 µs
—
Timing jitter (10k runs)
±12 µs · 0.1%
—
KV260 silicon (bit-exact)
98.05%
99.06%
Validation date
Z7-20 2026-05-12 · KV260 2026-06-29
Z7-20 2026-05-14 · KV260 2026-06-29
FLVH vs. Existing Approaches
Property
Vitis AI DPU
hls4ml / FINN
FLVH Deep Engine
CPU on data path
Yes
No
No
Model update
Redeploy Linux
Re-synthesize (4–8h)
Write DDR (<1s)
Timing jitter
Unbounded (OS)
Low
0.1% by construction
Open hardware
Yes
Yes
Yes (<$200)
BATEN Silicon Products — AMD Kria App Store
Two products built on the same architectural foundation. Both run on AMD Kria KV260 (xczu5ev). Both available for licensing or direct deployment.
Product
Description
Status
FLVH Deep Engine
Neural inference. No CPU on data path. GPIO trigger. Q16.16 bit-exact. Model update <1s.
KV260 ✅ 2026-06-29
BATEN Mail · CCP
Causal Communication Protocol. Real SMTP received and emitted, each message sealed by the hardware as it passes. Several clients served concurrently.
KV260 ✅ 2026-07-07
Sector verticals on the same RTL core: Defense · Finance · Healthcare · Industrial · Vision & Robotics — one bitstream, N applications. Sealed product $10,000 per board · 12-month license · fleet: annual license or per-installation royalties, by discussion. Free evaluation tier on the Kria App Store.
Licensing · Partnership · Integration
FLVH Deep Engine · BATEN Mail CCP — available for licensing under PCT/IB2026/053450 and PCT/IB2026/053025.
Display industry · Industrial control · Embedded medical · Automotive edge AI · Secure communications.
Contact for Licensing →